MauryaHub PYQ Practice

cs3031_2025T3_Q1_NA.pdf

Computer Systems Design · Quiz 1 · Sep 2025

← Course papers · Start practice / exam

Questions and published explanations below are available without starting a test. Some questions may not have a published solution yet.

Question 164 MCQ · 3.0 marks

[[IMAGE:e865106b73cb3748_3_1]]
Source diagram or notation
  1. AND, NOT
  2. OR, XOR
  3. AND, OR
  4. NOT, AND
  5. NOT, XOR
  6. XOR, OR
  7. XOR, AND

A published solution is not available for this question yet.

Question 165 MCQ · 4.0 marks

If (234)a = (143)b, where a and b are the bases of the respective numbers, what are the values of a and b?
  1. a = 3, b = 4
  2. a = 4,b = 5
  3. a = 5, b = 6
  4. a = 6, b = 7
  5. a = 7, b = 8

A published solution is not available for this question yet.

Question 166 MCQ · 4.0 marks

What will be the output of the given circuit, as shown below? [[IMAGE:e865106b73cb3748_4_2]]
Source diagram or notation
  1. [[IMAGE:e865106b73cb3748_4_3]]
    Source diagram or notation
  2. [[IMAGE:e865106b73cb3748_4_4]]
    Source diagram or notation
  3. [[IMAGE:e865106b73cb3748_4_5]]
    Source diagram or notation
  4. [[IMAGE:e865106b73cb3748_4_6]]
    Source diagram or notation

A published solution is not available for this question yet.

Question 167 MCQ · 4.0 marks

[[IMAGE:e865106b73cb3748_4_7]]
Source diagram or notation
  1. 2 or more inputs are at logic 0
  2. 2 or more inputs are at logic 1
  3. Any odd number of inputs are at logic 0
  4. Any odd number of inputs are at logic 1

A published solution is not available for this question yet.

Question 168 MCQ · 4.0 marks

[[IMAGE:e865106b73cb3748_5_8]]
Source diagram or notation
  1. [[IMAGE:e865106b73cb3748_5_9]]
    Source diagram or notation
  2. [[IMAGE:e865106b73cb3748_5_10]]
    Source diagram or notation
  3. [[IMAGE:e865106b73cb3748_5_11]]
    Source diagram or notation
  4. [[IMAGE:e865106b73cb3748_5_12]]
    Source diagram or notation
  5. [[IMAGE:e865106b73cb3748_5_13]]
    Source diagram or notation

A published solution is not available for this question yet.

Question 169 MCQ · 5.0 marks

[[IMAGE:e865106b73cb3748_5_14]]
Source diagram or notation
  1. [[IMAGE:e865106b73cb3748_5_15]]
    Source diagram or notation
  2. [[IMAGE:e865106b73cb3748_6_16]]
    Source diagram or notation
  3. [[IMAGE:e865106b73cb3748_6_17]]
    Source diagram or notation
  4. [[IMAGE:e865106b73cb3748_6_18]]
    Source diagram or notation
  5. [[IMAGE:e865106b73cb3748_6_19]]
    Source diagram or notation

A published solution is not available for this question yet.

Question 170 MCQ · 5.0 marks

Consider the circuit shown below. Given that the inputs are supplied uniformly random,what is the probability of the output Y being at logic 0? [[IMAGE:e865106b73cb3748_6_20]]
Source diagram or notation
  1. 0.75
  2. 0.50
  3. 0.33
  4. 0.25
  5. 1

A published solution is not available for this question yet.

Question 171 NAT · 3.0 marks

Given that **NOT**, 2-input **AND/OR** gates have delays of 1 ns, what will be the maximum delay of a **3x8** Decoder circuit? Note: if the answer is 1 ns, write 1.

    A published solution is not available for this question yet.

    Question 172 NAT · 3.0 marks

    What is the minimum number of bits required to represent number (128)10 in binary ?

      A published solution is not available for this question yet.

      Question 173 NAT · 5.0 marks

      [[IMAGE:e865106b73cb3748_7_21]]
      Source diagram or notation

        A published solution is not available for this question yet.

        Question 174 NAT · 5.0 marks

        Consider the circuit diagram shown below. [[IMAGE:e865106b73cb3748_8_22]] Given that we only have 4:1 mux gates, what is the minimum number of mux gates needed to represent the circuit diagram above?
        Source diagram or notation

          A published solution is not available for this question yet.

          Question 175 NAT · 5.0 marks

          Answer the given question based on given timing diagram. [[IMAGE:e865106b73cb3748_8_23]] Given that we only have 2-input NOR gates, what is the minimum number of NOR gates needed to represent a circuit with an output timing diagram same as Y?
          Source diagram or notation

            A published solution is not available for this question yet.